

A GENERAL S-DOMAIN HIERARCHICAL NETWORK REDUCTION ALGORITHM

Sheldon X.-D. Tan

Department of Electrical Engineering
University of California, Riverside, CA 92521, USA
stan@ee.ucr.edu

ABSTRACT

This paper presents an efficient method to reduce complexities of a linear network in s -domain. The new method works on circuit matrices directly and reduces the circuit complexities by eliminating subcircuits in a hierarchical way. The resulting admittances in the reduced networks are kept as rational functions of s with reduced order. Some theoretical results are characterized for the presence of common factors coming from the suppression of subcircuits. A novel common factor removal (de-cancellation) strategy based on a graph-based hierarchical subcircuit reduction process is proposed. The resulting reduction algorithm is applicable to any linear circuits in s -domain. The stability of the reduced system is enforced by applying the Hurwitz polynomial approximation. The reduced systems can be used for fast s -domain analysis and for time domain waveform evaluation. Experimental results on both linear analog circuits and RLC circuits, and comparison with SPICE in s -domain analysis are also provided.

1. INTRODUCTION

As feature size keeps shrinking and clock rate continues roaring, physical effect related signal integrity issues become more severe[1]. Fast and accurate evaluation and modeling of analog/mixed-signal and interconnect circuits are critical for top-down mixed-signal SoC designs and interconnect-centered physical design and optimization [7, 8].

Due to the importance of many on-chip global interconnects like power /ground grid, global signal nets and clock trees, a number of projection-based model-order reduction based techniques have been introduced [4, 5, 6, 11, 12, 17, 18] to analyze the transient behavior of interconnects. Asymptotic Waveform Evaluation (AWE) algorithm was first proposed [12, 13] where explicit moment matching was used to compute the dominant poles at low frequencies. But AWE method is numerically unstable for higher order approximation. Thereafter a number of other projection-based model-order reduction methods based on implicit moment matching (via Krylov subspace projection) were developed. Examples are Pade via Lanczos (PVL) [4], Matrix PVL [5], Arnoldi method [17], Arnoldi Transformation method [18], PRIMA [11] and SyPVL algorithm [6]. The projection-based algorithms require the computations of the moments or Krylov subspace base vectors before reduction. So at least one DC solution of the whole circuit is required, which may not be efficient for highly connected structures like mesh-structured power distribution networks with millions of nodes. Also those projection-based methods are not efficient for circuits with many independent sources as independent sources can not be reduced by those methods in general.

Another approach to circuit complexity reduction is by means of local node reduction. The main idea is to reduce the number

of nodes in the circuits and approximate the left elements in the circuit matrix in reduced rational forms. The major advantage of those methods over projection-based methods is that the reduction can be done in a local manner and no overall solutions of the whole circuit are required (with some realization techniques), which makes those methods very amenable to attack large linear networks. This idea has been explored by approximate Gaussian elimination for RC circuits [3], by direct truncation of the transfer function algorithm (DTT) [10] for tree-structured RLC circuits and an extended DTT method for non-tree structured RLC circuits [21]. Recently a topology based node-reduction method was proposed [14], in which nodes are reduced one at a time (topologically it is called Y - Δ transformation) and the generated admittance in the reduced network is represented as an order-reduced rational function of s . This method is equivalent to symbolic Gaussian elimination (s is the only symbol) but the reduction is done on circuit topologies only. The stability is enforced by Hurwitz polynomial approximation. But this method only works for linear circuits with limited element types (RCLK-VJ) and cannot be applied to reduce general linear circuits.

In this paper, we propose a new approach to reducing the complexities of linear circuits in s -domain. The new method performs the node reduction directly on the circuit matrices and hence it is general enough to reduce any linear circuits. Furthermore, instead of reducing one node at a time as done in [14]. The new method allows elimination of multiple nodes simultaneously. This leads to a general hierarchical s -domain analysis technique as we can suppress subcircuits, which consist of a number of nodes, one at a time in a hierarchical and an independent way. The new method thus is able to exploit the naturally hierarchical structures inherent in many linear circuits. Such a hierarchical node reduction is made possible by means of a graph based symbolic analysis technique for computing the new admittances and removing the common factors (de-cancellation) in determinants [15, 16] – the key operations in the new hierarchical node algorithm. Hurwitz polynomial approximation is also performed on the order-reduced transfer functions to enforce stability. The resulting algorithm can perform efficient s -domain analysis and time-domain analysis on any linear network with very high accuracy.

This paper is organized as follows. Section 2 reviews the matrix-based node reduction approach and concepts of DDDs and s -expanded DDDs for driving transfer functions of linear networks. Section 3 presents some theoretical results for the presence of common factors during subcircuit reduction processes. Section 4 presents our new approaches to the circuit complexity reduction on linear circuits. Experimental results are described in Section 5. Section 6 concludes the paper.

